CDCVF2505D

phase-lock loop (PLL) clock driver, SOP, -0.5 V to 4.3 V, ±50 mA

Rated 5 Rating 5 | reviews | Write a review

Price:: US $0.48~0.48 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 5000 :	0.48 / Piece

PartNumber:: CDCVF2505D

Brand:: Texas Instruments - TI | Pack: SOP | D/C: 11+

Availability:: Supply Ability: 2/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Vivian's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-01-31

From Other Seller

Part Number:CDCVF2505D
US $0.48 - 0.48
Quantity:

piece

Product Summary

The CDCVF2505D is a high-performance, low-skew, low-jitter, phase-lock loop (PLL) clock driver. It uses a PLL to precisely align, in both frequency and phase, the output clocks (1Y[0−3] and CLKOUT) to the input clock signal (CLKIN). The CDCVF2505D operates at 3.3 V. It also provides integrated series-damping resistors that make it ideal for driving point-to-point loads.

Parametrics

CDCVF2505D absolute maximum ratings: (1)Supply voltage range, VDD: -0.5 V to 4.3 V; (2)Input voltage range, VI (see Notes 1 and 2): -0.5 V to VDD + 0.5 V; (3)Output voltage range, VO (see Notes 1 and 2): -0.5 V to VDD + 0.5 V; (4)Input clamp current, IIK (VI < 0 or VI > VDD): ±50 mA; (5)Output clamp current, IOK (VO < 0 or VO > VDD): ±50 mA; (6)Continuous total output current, IO (VO = 0 to VDD): ±50 mA; (7)Storage temperature range, Tstg: -65°C to 150°C.

Features

CDCVF2505D features: (1)Phase-Lock Loop Clock Driver for Synchronous DRAM and General-Purpose Applications; (2)Spread Spectrum Clock Compatible; (3)Operating Frequency: 24 MHz to 200 MHz; (4)Low Jitter (Cycle-cycle): <|150 ps| Over the Range 66 MHz?200 MHz; (5)Distributes One Clock Input to One Bank of Five Outputs (CLKOUT Is Used to Tune the Input-Output Delay); (6)Three-States Outputs When There Is no Input Clock; (7)Operates From Single 3.3-V Supply; (8)Available in 8-Pin TSSOP and 8-Pin SOIC Packages; (9)Consumes Less Than 100 μA (Typically) in Power Down Mode; (10)Internal Feedback Loop Is Used to Synchronize the Outputs to the Input Clock; (11)25-Ω On-Chip Series Damping Resistors; (12)Integrated RC PLL Loop Filter Eliminates the Need for External Components.