IDT72V265LA15PF

IDT72V265LA15PF, CMOS SuperSync FIFO, QFP, 5V, 50mA, Integrated Device Technology

Rated 5 Rating 5 | reviews | Write a review

Price:: US $7.90~7.90 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
1 ~ 5000 :	7.90 / Piece

PartNumber:: IDT72V265LA15PF

Brand:: Integrated Device Technology - IDT | Pack: QFP | D/C: 06+

Availability:: Supply Ability: 2/Day Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Not exactly what you want? Post a quick Buying Request!

Sold By

Ms. Vivian's store

(China (Mainland))

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2013-01-02

From Other Seller

Part Number:IDT72V265LA15PF
US $7.90 - 7.90
Quantity:

piece

Product Summary

The IDT72V265LA15PF is a CMOS SuperSync FIFO designed to run off a 3.3V supply for very low power consumption. The IDT72V265LA15PF is exceptionally deep, high speed, CMOS First-In-First-Out (FIFO) memories with clocked read and write controls.

Parametrics

IDT72V265LA15PF absolute maximum ratings: (1)VTERM, Terminal Voltagewith respect to GND: -0.5 to +5 V; (2)TSTG, Storage Temperature: -55 to +125℃; (3)IOUT, DC Output Current: -50 to +50 mA.

Features

IDT72V265LA15PF features: (1)Choose among the following memory organizations: IDT72V255LA 8,192 x 18; IDT72V265LA 16,384 x 18; (2)Pin-compatible with the IDT72V275/72V285 and IDT72V295/72V2105 SuperSync FIFOs; (3)Functionally compatible with the 5 Volt IDT72255/72265 family; (4)10ns read/write cycle time (6.5ns access time); (5)Fixed, low first word data latency time; (6)5V input tolerant; (7)Auto power down minimizes standby power consumption; (8)Master Reset clears entire FIFO; (9)Partial Reset clears data, but retains programmable settings; (10)Retransmit operation with fixed, low first word data; (11)latency time; (12)Empty, Full and Half-Full flags signal FIFO status; (13)Programmable Almost-Empty and Almost-Full flags, each flag can default to one of two preselected offsets; (14)Program partial flags by either serial or parallel means; (15)Select IDT Standard timing (using EF and FF flags) or First Word Fall Through timing (using OR and IR flags); (16)Output enable puts data outputs into high impedance state; (17)Easily expandable in depth and width; (18)Independent Read and Write clocks (permit reading and writing simultaneously); (19)Available in the 64-pin Thin Quad Flat Pack (TQFP) and the 64-; (20)pin Slim Thin Quad Flat Pack (STQFP); (21)High-performance submicron CMOS technology; (22)Industrial temperature range (–40℃ to +85℃) is available.